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On Optimal 3-dimensional Layouts of Complete Binary Trees
Ajay K. Gupta
Susanne E. Hambrusch
Department of Computer Sciences
Purdue University
West Lafayette, IN 47907, USA
Abstract: We present optimal embeddings of an n-node complete binary tree in a
three-dimensional or a two-dimensional grid when k, the size of one of the dimensions of
the grid, is given. For the three-dimensional case we show how to obtain, for any k in the
range [1, n/2], a layout of O(n+k logn) volume. The same bound is shown to hold for the
two-dimensional case when k is in the range [log n , n/2]. We also show that these bounds
are optimal within a constant factor.
Key words: Area and volume, binary trees, graph layouts.
1. Introduction
A commonly used model for laying out VLSI circuits (e.g. [LsBO], [ThB0J) is to view the
circuit as a bounded degree graph G in which the nodes correspond to processing elements
and the edges correspond to wires. Graph G is then embedded in a two-dimensional or
three-dimensional grid subject to the following assumptions and constraints:
(1) Each node occupies unit area. Distinct nodes of the graph are embedded at distinct
grid intersection points.
(2) Edges have unit width and are routed along grid lines with the restriction that no
two edges overlap except possibly when crossing perpendicular to each other or when
bending (i.e., to form 'knock-knees'). Also, an edge cannot be routed over a node it
This work was supported by the Office of Naval Reseaxch under Contrads N00014-B4-K-0502 and
N00014-B6-K-0689 and by the National Science Foundation under Grant DMC-84-13496.
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does not connect.
The area of a two-dimensional layout is defined as the area of the "bounding-rectangle,"
and it equals the product of the number of vertical tracks and the number of horizontal
tracks that contain a node or wire segments of the graph G. The volume of the three-
dimensional layout is defined similarly, and equals the product of the number of horizontal
tracks, the number of vertical tracks and the number of tracks in the third dimension.
Within three-dimensional layouts, two models, the One-Plane-Active and the All-
Plane-Active model, have recently received considerable attention [Ag85I1Le83I1Pr83I1Ro831.
In the first model only the grid intersection points on one of the boundary planes are al-
lowed to contain nodes, while in the second model every grid intersection point can contain
a node. The three-dimensional layouts considered in this paper are for the All-Plane-Active
model. We show how to embed an n-node complete binary tree in a three-dimensional (3-
d) or a two-dimensional (2-d) grid when k, the size of one of the dimensions of the grid is
given. For any given k, 1::; k ::; n/2, we show how to obtain a 3-d layout of O(n +k log n)
volume. For the 2-d case we present an embedding UBing O(n+klogn) area, when k is in
the range [logn,n/2]. We also show that these bounds come within a constant factor of
optimality.
The 2-d layout of complete binary trees has been studied extensively: If all the leaves
of an n-node complete binary tree are required to be on the boundary, then O(nlogn)
area is necessary and sufficient [UI84]. We refer to the layout placing all leaves on one of
the longer sides of the layout as the B-tree layout. Furthermore, the H-tree layout achieves
O(n) area by placing 0(y"n) leaves on the boundary. Brent and Kung have shown that
the length of the shorter side of a layout of the complete binary tree has to be at least
logn [BrSO] and optimal O(n) area 2-d layouts for logn::; k::; n/logn are described in
[Oz86J. Layouts minimizing the maximum edge length are studied in [Pa8!] and [Oz861.
Rosenberg in [RoB3] describes O(n) volume embeddings of complete binary trees in 3-d
grids for k = n 1/3. The results of our paper cover the entire range of k for both 2-d and
3-d layouts. Section 2 presents the construction of the layouts and section 3 presents the
lower bound proofs.
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2. Layouts of Complete Binary Trees
In this section we show how to optimally embed an n-node complete binary tree in a
3-d or a 2-d grid when k, the size of one of the dimensioIlB of the grid is given. We assume,
without loss of generality, that k is power of two. The bounds change only by a constant
factor when k is not power of two. We refer to k as the length of the grid. For any given
k, 1 <k< n/2 (resp. logn::; k::; n/2), we show how to obtain a layout of O(n + klogn)
volume (resp. area). Our layout constructions and lower bound proofs make use of the
fact that in a 2-d layout in which one side has length q, O(q) nodes can be "pulled outn
to the perimeter of the layout with only a cOIlBtant factor increase in the area [Cz86].
2.1. 3-d Layout of a Complete Binary Tree
We now describe how to embed an n-node tree T in a 3-d grid of length k, 1 < k S n/2,
using O(n + k logn) volume.
We first divide the tree T into (k+ 1) subtrees To, Tl, ... ,Tk • The subtrees Tl, T 2 , .", Tk
are the subtrees rooted at the nodes at level log k in T and the (k + 1) th subtree To is
the remaining tree formed by levels 0 through logk (see Fig 1). Note that the every
Ti (1 < i :::; k) consists of Z!: nodes, and To consists of 2k - 1 nodes.
Consider a 3-d grid G 1 of dimensions 0( vnfk) x k x 0(vn!k), which we view to
consist of k planes. where each plane is of size e( y'n/k) x e(y'n/k). Place the H-tree
layout of Ti (1 < i:::; k) on the i th plane of G1 . This places the root ri of Ti at the center
of i th plane (as shown in Fig 3).
In order to find the layout of To (which has e(k) nodes), divide To into 1 forests
F"Fz, .... F, (I = e(logk/y'n/k)). Forest Fj (1 < j::; I) consists ofcy'n/k levels of To,
namely levels c (j - l)Jn/k to c jJn/k, for Borne constant c. See Fig 2. Now consider
a 3-d grid Gz of size e(vn!k) x k x 1 consisting of 1 planes of size e( y'n/k) x k each.
Place the B-tree layout of Fi on the lh plane such that the leaves of Fi lie on the right
boundary if j is odd, and on the left boundary if j.is even (Fig 3). Next merge the roots
in the forest Fi with the corresponding leaves in the forest Fi+1 • (By the "merging" of a
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Fig 2: Division of the tree To into l subtrees
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node is deleted from the layout.) In other words, the layout of To is obtained by folding
the B-tree layout of To in a zig-zag fashion onto the 1 planes of G 2 •
The final step is to combine G 1 and G2 by placing grid G 2 to the left of G1 as shown
in Fig 3. Merge the root Ti of Ti in G 1 with the i th leaf of To in G2 by removing the i th
leaf and routing the wire incident on this leaf to T i using the free track available from Tt
to the boundary of G1 • The above construction gives the layout of T. The volume V of
the final layout is:
V = El(b In/k* (In/k + logk/Jn/k))
= El(n+b logk)
~ O(n + k * logn)




n/logn < k ~ n/2 '* V = O(klogn).
While for k:S nJlogn we obviously get an optimal volume, the volume increases for
k > nl log n. However, in section 3 we show that the bound obtained for Case 2 comes
within a constant factor of optimality.
2.2. 2-d Layout of a Complete Binary Tree.
In this section we show that a similar layout strategy gives an optimal embedding of
an n-node tree T in a 2-d grid of length k, logn :S k ::; nl2, using O(n + klogn) area.
We assume, without loss of generality, that k refers to the longer side of the grid, hence
we need to consider k only in the range [vn, nJ2J. The result for k ::; nl log n has been
known [Cz86], and it also follows from our construction which is given in terms of k.
Let m = rk 2In1- First divide the tree T into (m+l) subtrees Tal Tll ...,Tmas described
in section 2.1. The subtrees T 1, T2 , ... , Tm are the subtrees rooted at the nodes at level
pogml in T and the (m + I)th subtree To is the remaining subtree consisting of levels 0
through logm of T. Consider a rectangular grid G 1 of size (m * El(In/m)) X El(In/m).













Fig 3: Connecting layouts of To and TIl T21 ... ,Tk.
0(logm)
0(vnjm)
B-tree layout of To
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Fig 4: Joining layouts alTo and TI,T2 "",Tm.
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to each other. Place the H-tree layout of Ti (1 S i .:$ m) on the i th square grid (as shown
in Fig 4). Next embed To on a rectangular grid G~ of size 0(m) x 8(logm) using the
B-tree layout. The longer side of G~ is then stretched such that the distance between
two adjacent leaves in To is 0(Vnjm). The stretched layout, which we call G2 , has size
(m *0( y'n/m)) X 0(logm). Finally, place G, on the top of G. (as shown in Fig 4). Merge
the leaves of To, which are positioned on the bottom boundary of G 2 , with the roots of Ti
by using the free tracks available in G 1.
Now we have a layout for T in a 2-d grid whose area A is:
A ~ 0«(m * y'n/m) * (y'n/m + logm» ~ 0(n + k * log(k'In»~
Depending on the value of k we again have the following two cases:
Case 1: vn~k~n/logn=}A~O(n).
Case 2: n/logn < k ~ n/2 =} A ~ O(klogn).
Note that the total number of leaves on the boundary is (m + 2) J'~jt'll - 2, which is
0(k) (since m ~ fk'/nl).
3. Lower Bounds.
In this section we show that the layouts given in section 2 are optimal. Lower bound
proofs need only be given for k in the range of (nj logn,nj2J. In the 2-d case we state the
result in terms of the leaves on the boundary of the layout, since in any 2-d layout with a
side of size 0(k), k leaves of the tree can be pulled to the boundary with only a constant
factor increase in the area of the layout. We start by giving the result for 2-d layouts since
the result for 3-d layouts makes use of it.
Theorem 3.1. Every 2-dimensional layout of an n-node complete binary tree requires
n(klogn) area, when k, njlogn < k S nj2, leaves of the tree are required to be positioned
on the boundary of the layout.
Proof (via contradiction): Suppose there exists a layout L of an n-node tree Tusing
area A = o(klogn) that haa k leaves on the boundary. W.l.o.g. we can assume that in L
all the k leaves of T are positioned on one longer side of the grid !UI84]. Let 1and w be
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the dimension of the rectangle R circumscribing the layout L, 1 2::: w. Since k leaves are on
one longer side of R, 1S k.
We transform the layout L into a layout L' of a (2f!ogkl+1 - I)-node tree T'. L'
will have o(k log k) area and all leaves of T' will be positioned on the boundary. Our
transformation increases the area by at most a constant factor and is done as follows:
• Prune the tree T below level pog k1in L (by deleting nodes and wires corresponding
to the edges below level rtogk1of T). Thus obtain a layout L" of the tree T' .
• Pull all the leaves of T' to one longer side s of L" by inserting a new grid line in L"
for each leaf. This new grid line is used to route the wire from the leaf to the side s. This
gives layout L' of the tree T'. As stated earlier, this step increases the length of L" by at
most a constant factor.
Now consider the area A of the layout L'.
A = C1 * 1*w = o(klogn), where C1 is a constant.
= o(k log k)
This is a contradiction, since any layout of T' with all the leaves positioned on the
boundary requires area n(klogk).
I
Theorem 3.2: In the All-Plane-Active modelJ any 3-dimens~·onallayout 01 an n-node
complete binary tree requires n(k logn) volume, when one side of the 3-d grid is k and
n/logn < k < n/2.
Proof (via contradiction): Assume that there exists a 3-d layout L 1 of the tree T
using o(klogn) volume. Let the dimensions of L 1 be I x w x k and w.l.o.g. assume 1S w.
We first transform the given I X w x k 3-d layout into an lk X lw 2-d layout L 2 by
projecting the 3-d grid onto a 2-d grid [Le83]. Since k > n/ log n we have lk ~ lw.
Let n' = lk, and let one of the longer sides of L 2 be 80. We next show how to transform
the layout L 2 into a layout L ' of an (2rlogn'l+1 -I)-node tree T ' that has all of its leaves
positioned on one longer side of L ' . The transformation will increase the area of L 2 by at
most a constant factor. Depending on the value of n ' we distinguish two cases.
Case 1: n':5 n/2.
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In this case prune the tree T below level pog n'l and thus obtain the tree T'. To obtain
L' delete all the nodes and wires corresponding to the nodes and edges pruned. Next pull
the leaves of T' to side 80 of L 2 by intoducing a grid line for each leaf in L 2 as described
in Theorem 3.1. This increases the area of L 2 only by a constant factor.
The new layout obtained from L 2 , corresponds to a layout L' of the tree T' which has
all the leaves of T' positioned on the boundary. Now consider the area A of L'.
A = c * lk * lw = 0(1 * klogn), where c is a constant.
= o(n' log n')
Note that in this case limn_ oo log n/ logn' = 1.
Case 2: n' > n/2.
In this case we augment tree T by subtrees Tl,T21 ••• I Tn {2 of height pogn' -logn1
each. Every subtree Ti will have as root the i th leaf ti of T. This augmentation results in
the tree T' of height [log n'l. See Fig 5.
The layouts of trees TIl T2 , •.• I Tn {2 are added to the existing layout L 2 to get L' as
follows.
• Pull the leaves tt of T to the side 80 of L 2 as described in Theorem 3.1. Let mi be the
number of additional grid lines required such that distance between ti and ti+I is at
least rn'/n1. Introduce mi new horizontal grid lines in L 2 for tt below the horizontal
grid line on which ti lies. This gives layout L~ of size (3n' /2 + 1) x lw (in the worst
case) .
• Place the B-tree layouts of TIl T2 , • •• , Tn j2 in this order on a 2-d grid of size (3n I/2 +
1) X pog n' - log n1 such that the root T i of Ti is posi tioned on the corresponding
horizontal grid line on which tt lies. This gives a layout L 3 in which the leaves of TIs
lie on the longer side S2 and the T~S lie on the opposite side SI. Next join layouts L~




The new layout so obtained corresponds to a layout L' of the tree T' in which all the
leaves of T' are positioned on the boundary. Now consider the area A of L'.
A = c, (31k - n)/2 *lw +c2(3Ik/2 +1) * [Iogn' -lognl, where c, and C2 are constants.
= o(lklogn) + o(lkloglk)
= o(n'logn'), since lk = n' and lk > n/2.
Now observe that in both Case 1 and Case 2 the area of the 2-d layout L' of tree




Fig 5: Augmentation of the tree T
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Fig 6: Joining layouts L~ and La
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